### Assembly Language for Intel-Based Computers, 4th Edition Kip R. Irvine Chapter 2: IA-32 Processor Architecture Slides prepared by Kip R. Irvine Revision date: 09/25/2002 <u>Chapter corrections</u> (Web) <u>Assembly language sources</u> (Web) Printing a slide show

### **Chapter Overview**


- General Concepts
- IA-32 Processor Architecture
- IA-32 Memory Management
  Components of an IA-32 Microcomputer
- Input-Output System


ly Language for Intel-Based Computers, 2003. Web site Examples


### **General Concepts**


- Basic microcomputer design
- Instruction execution cycle
- Reading from memory
- How programs run

# Basic Microcomputer Design control unit (CU) coordinates sequence of execution steps cut and the surface of execution steps cut and bitwise processing cut and bitwise












	en on les ar	e of t	he s	tage	es re			(pipelined) o or more clock cycles, clock
				Sta	ges			
		S1	S2	S3	S4	S5	S6	
	1	I-1						
	2	1-2	I-1					For k states and n
	3	I-3	1-2	I-1				instructions, the
9	3 4		1-3	1-2	I-1			number of required
	5			1-3	I-1			cycles is:
Ć	6				1-2	I-1		cycles is.
	7				1-2		I-1	k + (2n - 1)
	8				I-3	1-2		
	9				I-3		1-2	
	10					1-3		
	11						1-3	
	_							





## Cache Memory 1. High-speed expensive static RAM both inside and outside the CPU. 1. Level-1 cache: inside the CPU 1. Level-2 cache: outside the CPU 1. Cache hit: when data to be read is already in cache memory. 1. Cache miss: when data to be read is not in cache memory. 1. Cache miss: when data to be read is not in cache memory.



### Multitasking

- OS can run multiple programs at the same time.
- Multiple threads of execution within the same program.
- Scheduler utility assigns a given amount of CPU time to each running program.
  Rapid switching of tasks
- - gives illusion that all programs are running at once
  - the processor must support task switching.

ably Language for Intel-Based Computers, 2003. Web site Examples

### IA-32 Processor Architecture

- Modes of operation
- Basic execution environment
- Floating-point unit
- Intel Microprocessor history


ers, 2003. Web site Examples


## Modes of Operation Protected mode native mode (Windows, Linux) Real-address mode native MS-DOS System management mode power management, system security, diagnostics Virtual-8086 mode hybrid of Protected each program has its own 8086 computer


### Addressable memory General-purpose registers Index and base registers Specialized register uses Status flags Floating-point, MMX, XMM registers

# Addressable Memory Protected mode 4 GB 32-bit address Real-address and Virtual-8086 modes 1 MB space 20-bit address \*\*Total R. Alesenbly Language for Intel-Based Computers, 2002. Web site Examples \*\*Total R. P. R. Alesenbly Language for Intel-Based Computers, 2002. Web site Examples

bly Language for Intel-Based Computers, 2003. Web site Examples








### Some Specialized Register Uses (1 of 2) General-Purpose EAX – accumulator ECX – loop counter ESP – stack pointer ESI, EDI – index registers EBP – extended frame pointer (stack) Segment CS – code segment DS – data segment SS – stack segment ES, FS, GS - additional segments

e, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

# Some Specialized Register Uses (2 of 2) Provided in the special interpretation of the special

# Status Flags • Carry • unsigned arithmetic out of range • Overflow • signed arithmetic out of range • Sign • result is negative • Zero • result is zero • result is zero • Auxiliary Carry • carry from bit 3 to bit 4 • Parity • sum of 1 bits is an even number



# Intel 8086, 80286 IA-32 processor family P6 processor family CISC and RISC Width 808 R. Assembly Language for Intel-Based Computers, 2003. Width 808 Examples 26

Early Intel Microprocessors	6
Intel 8080  64K addressable RAM  8-bit registers  CP/M operating system  S-100 BUS architecture  8-inch floppy disks!  Intel 8086/8088  IBM-PC Used 8088  1 MB addressable RAM  16-bit registers  16-bit data bus (8-bit for 8088)  separate floating-point unit (8087)	
Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples	

# Protected memory Several times faster than 8086 introduced IDE bus architecture 80287 floating point unit \*\*WWW. KIP.R. Assentily Language for Neel-Bassed Computers, 2003. Web site Examples.\*\* \*\*Web Site Examples.\*\* \*\*Examples.\*\* \*\*28


### 


# Pentium Pro advanced optimization techniques in microcode Pentium II MMX (multimedia) instruction set Pentium III SIMD (streaming extensions) instructions Pentium 4 NetBurst micro-architecture, tuned for multimedia

# CISC and RISC • CISC – complex instruction set • large instruction set • high-level operations • requires microcode interpreter • examples: Intel 80x86 family • RISC – reduced instruction set • simple, atomic instructions • small instruction set • directly executed by hardware • examples: • ARM (Advanced RISC Machines) • DEC Alpha (now Compaq)

## A. Real-address mode Calculating linear addresses Protected mode Multi-segment model Paging

# Real-Address mode 1 MB RAM maximum addressable Application programs can access any area of memory Single tasking Supported by MS-DOS operating system









# Your turn . . . What segment addresses correspond to the linear address 28F30h? Many different segment-offset addresses can produce the linear address 28F30h. For example: 28F0:0030, 28F3:0000, 28B0:0430, . . .

### 

ably Language for Intel-Based Computers, 2003. Web site Examples

# Protected mode (2 of 2) 9. Segment descriptor tables 9. Program structure 9. code, data, and stack areas 9. CS, DS, SS segment descriptors 9. global descriptor table (GDT) 9. MASM Programs use the Microsoft flat memory model





# Paging 9. Supported directly by the CPU 9. Divides each segment into 4096-byte blocks called pages 9. Sum of all programs can be larger than physical memory 10. Part of running program is in memory, part is on disk 10. Virtual memory manager (VMM) – OS utility that manages the loading and unloading of pages 10. Page fault – issued by CPU when a page must be loaded from disk 10. Page fault – issued by CPU when a page must be loaded from disk

# Components of an IA-32 Microcomputer Motherboard Video output Memory Input-output ports With Site Examples 43

### Motherboard

- CPU socket
- External cache memory slots
- Main memory slots
- BIOS chips
- Sound synthesizer chip (optional)
- Video controller chip (optional)
- IDE, parallel, serial, USB, video, keyboard, joystick, network, and mouse connectors
- PCI bus connectors (expansion cards)

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples




### Video Output Video controller on motherboard, or on expansion card AGP (accelerated graphics port technology)\* Video memory (VRAM) Video CRT Display uses raster scanning horizontal retrace vertical retrace pirect digital LCD monitors no raster scanning required



Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

Memory
ROM
read-only memory
EPROM
erasable programmable read-only memory
Dynamic RAM (DRAM)
<ul> <li>inexpensive; must be refreshed constantly</li> </ul>
Static RAM (SRAM)
expensive; used for cache memory; no refresh required
Video RAM (VRAM)
<ul> <li>dual ported; optimized for constant video refresh</li> </ul>
CMOS RAM
complimentary metal-oxide semiconductor
system setup information
See: Intel platform memory (Intel technology brief: link address may change)

### Input-Output Ports • USB (universal serial bus) • intelligent high-speed connection to devices • up to 12 megabits/second • USB hub connects multiple devices • enumeration: computer queries devices • supports hot connections • Parallel • short cable, high speed • common for printers • bidirectional, parallel data transfer • Intel 8255 controller chip

## Serial RS-232 serial port one bit at a time uses long cables and modems 16550 UART (universal asynchronous receiver transmitter) programmable in assembly language

ne, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

## Levels of Input-Output 1. Level 3: Call a library function (C++, Java) 2. easy to do; abstracted from hardware; details hidden 3. slowest performance 2. Level 2: Call an operating system function 3. specific to one OS; device-independent 4. medium performance 4. Level 1: Call a BIOS (basic input-output system) function 6. may produce different results on different systems 7. knowledge of hardware required 8. usually good performance 8. Level 0: Communicate directly with the hardware 9. May not be allowed by some operating systems

